Reducing the parasitic capacitance between the gate metal and the source/drain contact of a transistor can decrease device switching delays. One way to reduce parasitic capacitance is to reduce the ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback