The proposed parity-preserving reversible 4 × 4 unsigned multiplier. Left: PPG module. Right MOA module The proposed parity-preserving reversible 5 × 5 signed multiplier. Left: PPG module. Right MOA ...
In this paper, design of 32-bit parallel multiplier is presented, by introducing Carry Save Adder (CSA) in partial product lines. The multiplier given in this paper is modeled using VHDL (Very High ...
Results that may be inaccessible to you are currently showing.
Hide inaccessible results
Feedback