Abstract: We propose a hardware architecture for 50G-PON LDPC decoder achieving high throughput and high error correcting capability while maintaining low level of ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback