It's critical that the surface of silicon wafers be as flat as possible so that as each metal layer is patterned, you minimize the risk of moving in and out of the focal plane of the imaging system.

Tools that use a purely geometric approach have no notion of timing or power. They blindly add fill shapes to sparse areas of the chip and, in doing so, may create timing violations by adding extra ...